As the complexity of semiconductors grows rapidly, the volume of test data for them also increases enormously. Multi-Valued Logic(MVL) is one of solutions to meet test economics. MVL-based ATE can transmit several test data bits concurrently in a line, because MVL can have more than two values. Thus, even if the test clock speed is the same as DUT's, the test data can be expanded in proportional to the MVL bit steps. Moreover, the test accessories like a socket is easy to make due to lower test clock than binary TAM's one and the power consumption will be smaller too. However, MVL interface is vulnerable to noise for the small noise margin and needs decoders to convert MVL to binary data. In this paper, we simulate previous quaternary decoders if they are suitable for MVL decoder. After the simulation, an efficient decoder structure for MVL interface is proposed to improve the performance as well as the size.
Introduction
3D-IC(3-Dimensional IC) is an new production technique of semiconductor stacking dies to enhance both the performance and the price [1] . Among several ways stacking dies, Through Silicon Via(TSV) is ideal for 3D-IC because it is convenient for stacking and superior to electrical characteristics. As the silicon size increases in proportion to the number of stacking dies, highly dense circuit design can be realized by one 3D-IC. Furthermore, high-speed of internal signals, the reduction of parasitic components and power consumption are also excellent compared to numerous semiconductor process techniques up to now. In addition, 3D-IC is competitive in view of economics because most facilities and manufacturing basics can be reused except for TSV formation and die stacking.
However, due to the higher complexity and integration of multiple dies, the failure rate and the number of faults in 3D-ICs may greatly increase and this will be a critical hurdle for practical feasibility [2] . In order to solve those problems, the huge volume of test data and the long test time seems to be inevitable. In particular, ATE-based test cost should be considered first to make a dream of 3D-IC. In this paper, we deal with ATEbased 3D-IC test strategy to cost it down.
ATE-DUT Test Interface
ATE has a role to generate test patterns, store the data, transmit it to the DUT, receive the test results, and analyze them. Sometimes, ATE can control or help DUT's internal test using BIST. So far there are three approaches to save the test time. One is the increment of ATE's speeds; another is the compression of test data. The last one is data interface techniques able to widen I/O channels. For example, SERDES link, channel sharing, and MVL link are major research areas. Figure 1 (a) illustrates a test interface using SERDES. A time multiplexing scheme of channel by the speed difference between serializer and deserializer makes it real and practical. However, clock control to match B/W and clock recovery are difficult problems to design. Channel sharing is similar to SERDES, and is suitable for IC test consisting of many identical cores.
MVL denotes a signal can have more than two values. Thus, it can transmit multiple bits on a link concurrently. MVL testing has many advantages such as at-speed testing, simple test H/W implementation according to the same clock usage as DUT, high data rate, and very low power consumption. In Fig. 2 (a) shows MVL-based scan test interface and test channel expands in linearly proportional to the bit step of MVL. However, the MVL signal noise and jitter can cause serious transmission errors and the additional logics such as Fig. 2 making MVL and decoding them are required. Therefore, to make MVL-based TAM affordable, it is very important to realize the simple MVL decoder tough to noise because it is a part of DUT. 
MVL-Based Test Access Mechanism
MVL interface is generally used in communications using Pulse-Amplitude Modulation(PAM). In most literatures related to MVL for inter-chip networks, binary data is converted to ternary or quaternary levels. We chose one of them to technically verify the performance and the implementation size. Among many candidates for MVL interface, the quaternary decoder[8] shown in Fig. 3 (a) is simulated for its simplicity. The decoder is composed with 12 transistors. Half of them are customized to check quaternary levels and the others are standard ones for logical operations. MSB output of decoder is determined by CMOS inverter whose Vth is the middle of the input quaternary signal(Vin). If Vin is lower than 0.52V, MSB becomes high. In the other side, LSB is generated by logical XOR between the output from the second transistor('a' node in Fig. 3 (a) ) and the output from the third transistor('b' node). Threshold voltages in each transistors are given by Fig. 3 (b) . A 45nm low power CMOS technology is used to simulate the decoder circuit and the power supply(Vdd) is 1.2V. The one of simulation results is illustrated in Fig. 4 (the case of input signal is 1GHz). Even if some abnormal states or glitches occur, the last output(MSB and LSB) looks very stable.
Because the size of MVL decoder is similar to 2~3 logic gates at most, it is easy and free to design TAM architecture. For example, like Fig. 5 (a) , MVL decoder and encoder can be inserted into 3D-IC. Decoding test patterns broadcast or aim to internal dies, and test results return to ATE with MVL format. As shown in Fig. 5 (b), one decoder can provide test bit stream using IEEE std. 1149.1.
Conclusion
MVL is promising to accomplish wide I/O effects. Moreover, it enables Reduced Pin Count Testing(RPCT) and multi-site testing influencing on test economics directly. We are trying to make a noise-resistant quaternary decoder and board-level test to verify its efficiency now.
